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Abstract—This work analyses the effects of sequential-to-parallel synchronization and inter-core communication on multicore 
performance, speedup and scaling. A modification of Amdahl’s law is formulated, to reflect the finding that parallel speedup is 
lower than originally predicted, due to these effects. In applications with high inter-core communication requirements, the 
workload should be executed on a small number of cores, and applications of high sequential-to-parallel synchronization 
requirements may better be executed by the sequential core, even when 𝒇, the Amdahl’s fraction of parallelization, is very close 
to 1. To improve the scalability and performance speedup of a multicore, it is as important to address the synchronization and 
connectivity intensities of parallel algorithms as their parallelization factor. 
Index Terms— Multicore, Analytical Performance Models, Amdahl’s law.  
——————————      —————————— 
1 INTRODUCTION AND RELATED WORK
ONSIDER a multicore comprising a general purpose 
core responsible for the sequential fraction of the 
code (the sequential core) and a number of parallel 
cores that execute the parallelizable fraction of the pro-
gram. Parallelization incurs data exchange between the 
sequential core and the parallel cores at the beginning 
and the end of each parallel section of a program (sequen-
tial-to-parallel synchronization), and the data exchange 
among the parallel cores during parallel execution (inter-
core communication). This paper investigates the effect of 
these synchronization and communication elements on 
multicore performance, speedup and scaling. 
Many multicore performance models tend to ignore 
the impact of sequential-to-parallel synchronization and 
inter-core communication on performance and power. 
We propose an analytic model that accounts for these 
effects. Based on this model, we reach a number of con-
clusions that affect multicore design. First, we show that 
impact of sequential-to-parallel synchronization and in-
ter-core communication on performance becomes more 
significant with the level of parallelism. Second, a smaller 
number of larger cores tends to be more efficient perfor-
mance-wise than a larger number of smaller cores as im-
plied by Amdahl’s law, and this effect becomes more 
predominant with growing parallelism. Third, for low 
arithmetic intensity  [22] tasks, parallel execution may re-
sult in lower speedup, or even no speedup relative to 
Amdahl’s law  [1]. We also arrive at a number of conclu-
sions as to an optimal task scheduling: for tasks with high 
inter-core communication requirements, the workload 
should be assigned to a small number of cores, even if the 
parallelization fraction 𝑓 is very close to 1. For low arith-
metic intensity tasks, the workload had better be assigned 
to the sequential core, even if the parallelization fraction 𝑓 
is very close to 1. Both conclusions stand in contradiction 
to Amdahl’s law, which implies that the higher 𝑓 is, the 
more cores should be used. 
Extending Amdahl’s law in the multicore era and 
modeling multicore performance has been thoroughly 
studied. Hill and Marty augmented Amdahl’s law with a 
corollary to multicore architecture by constructing a 
model for multicore performance and speedup  [2]. Cassi-
dy et al.  [5]  [6] [7] extended the model by considering also 
cache area and power, and suggested an optimization 
framework. Eyerman and Eeckhout introduced a model 
that accounted for critical sections of the parallelizable 
fraction of a program  [7]. Gunther et al. considered the 
effects of resource sharing and limitations on such mod-
els  [10].  
In this paper, we analyze the work of Hill and Marty, 
Cassidy et al., Eyerman and Eeckhout and Gunther et al., 
introduce a novel model that considers the effects of se-
quential-to-parallel synchronization and inter-core com-
munication, and compare all five models in a unified 
framework. 
Other studies also discussed multicore scalability and 
performance.  Oh et al. investigated the tradeoff between 
the number of CMP cores and cache architecture, includ-
ing cache size, L2 and L3 cache effects, shared vs. private 
and hybrid caches, and uniform vs. non-uniform cach-
es  [4]. Chung et al. extended Hill and Marty’s model by 
considering the constraints of off-chip bandwidth, and by 
introducing accelerators achieving better performance / 
power ratio  [9]. Sun and Chen  [18] took a different ap-
proach to multicore performance modeling, based on Sun 
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and Ni  [23] rather than Amdahl’s law. Rogers et al. stud-
ied the limitations of multicore scaling imposed by 
memory bandwidth constraints and created an analytic 
model for memory traffic  [11]. Loh augmented the Hill 
and Marty’s model by accounting for the cost (area) of the 
“uncore”, namely the parts of the chip outside the 
core  [12]. Synchronization and communication overhead 
was originally studied by Flatt and Kennedy  [32]. Morad 
et al.  [17] incorporated this overhead into the multicore 
performance model.  
The rest of this paper is organized as follows. Sect.  2 
starts by discussing factors that limit speedup, continues 
to describe Hill and Marty’s, Cassidy et al., Eyerman and 
Eckhout’s and Gunther et al. models, and introduces our 
models for symmetric and asymmetric multicore architec-
tures. Sect.  3 describes simulations that validate the mod-
els. Sect.  4 offers a discussion of the results, and Sect.  5 
presents the summary. 
2 MULTICORE PERFORMANCE MODEL 
The section starts by presenting four existing models in 
a unified framework and proceeds to introduce a novel 
model for symmetric and asymmetric multicore architec-
tures. 
2.1 Beyond Amdahl’s law – speedup limiting 
factors 
Our novel multicore performance model accounts for 
the effects of inter-core communication and data syn-
chronization, as follows. Consider the asymmetric multi-
core model shown in Figure 1, the symmetric multicore 
model in Figure 2 and the sequential / parallel execution 
model of Figure 3. Examples of asymmetric (even hetero-
geneous) systems include a CPU with its own memory, 
accompanied by a GPU with graphics memory, and the 
CELL processor  [27], and are analyzed in  [17]. Tiled archi-
tectures  [28]  [29]  [30] are examples of symmetric systems. 
Sequential code segments are executed on either the 
sequential core (in the asymmetric architecture) or one of 
the cores (in the symmetric architecture), and parallel 
segments are executed on the parallel multicore. In the 
asymmetric multicore, these two phases employ two dif-
ferent memories: the sequential memory and the multiple 
memories of the multicore. In the symmetric architecture, 
the sequential phase employs the local memory of one 
core, while the parallel phase again employs the multiple 
memories of the multicore. In between parallel and se-
quential segments, data are synchronized, namely trans-
ferred between the two memories, as indicated by the 
double arrows in the two figures. That transfer is named 
sequential to parallel synchronization.  
During parallel execution, the multiple cores may ex-
change data. That inter-core communication comprises the 
second limiting effect studied in this paper. 
Based on Amdahl’s law  [1], the execution time of such 
multicore system can be written as follows: 
 
𝑇 = (1 − 𝑓)𝑇 + 𝑓𝑇  (1) 
 
where 𝑇  is the sequential execution time of the program 
(on the sequential core) and 𝑓 is the parallelizable fraction 
of the program. 
 The cores of the parallel multicore are connected to 
each other and to the sequential core (and its memory) 
through an interconnection network. The access time 
from the parallel multicore to the memory of the sequen-
tial core depends on the number of parallel cores 𝑛 as 
well as on the interconnection network configuration. 
While typical network configurations incur communica-
tion distance and latency of 𝑂(log 𝑛) hops, we consider 
 𝑂(√𝑛) models such as 2D mesh networks for mathemati-
cal simplicity. This cost model applies to both effects, se-
quential-to-parallel synchronization and inter-core com-
munication. 
2.1.1 Sequential-to-Parallel Data Synchronization 
An example of sequential-to-parallel data synchroniza-
tion is the CudaMemCpy procedure of the NVIDIA 
CUDA parallel architecture  [15]. 
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Figure 1. Asymmetric multicore model 
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Figure 2. Symmetric multicore model 
 
 
  
While often discounted in multicore architecture anal-
ysis, data synchronization between the sequential and 
parallel portions of a program may take a significant frac-
tion of total runtime. Each time a parallelizable segment 
of a program is scheduled to execute on parallel cores, 
these cores need to download the input data from the 
sequential core memory into their distributed local 
memory (through a bandwidth-limited interface), execute 
the parallel code and then upload the output data or re-
sults to the sequential core memory. The effect of data 
synchronization between the sequential and parallel por-
tions of a program is common to all multicore cache mod-
els, including private, shared and hybrid cache. If the data 
needed for parallel execution is located in a higher level 
memory (shared by the sequential core and the parallel 
cores) rather than in the private memory of sequential 
core, it still needs to be transferred to the individual 
memories of parallel cores prior to the execution of the 
parallel session. 
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Figure 3: Sequential / Parallel Execution Model 
 
Sequential-to-parallel synchronization is affected by 
arithmetic intensity, which is defined as ratio of arithmetic 
operations to memory traffic  [22]. Following  [26], Figure 4 
shows the distribution of arithmetic intensity over a wide 
range of parallel algorithms, spanning from 𝑂(1) through 
𝑂(log 𝑁) to 𝑂(𝑁). 
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Figure 4: Arithmetic Intensity  [26]. 
 
We employ three examples of algorithms which span a 
wide spectrum of arithmetic intensity to demonstrate its 
effect on sequential-to-parallel data synchronization: 
Black and Scholes option pricing  [13] [31], FFT and dense 
matrix multiplication.  
 For Black and Scholes pricing of 𝑁 options, the task 
size, and hence also the complexity of sequential-to-
parallel data synchronization, is 𝑂(𝑁), and the com-
putational complexity is also 𝑂(𝑁). Thus, arithmetic 
intensity is  𝑂(1). 
 For 𝑁 point FFT, the task size and the sequential-to-
parallel data synchronization complexity is 𝑂(𝑁), 
while the computational complexity is 𝑂(𝑁 log 𝑁). 
Arithmetic intensity is O(log𝑁). 
 For 𝑁 × 𝑁 dense matrix multiplication, the task size 
and the sequential-to-parallel data synchronization 
complexity is 𝑂(𝑁 ), while the computational com-
plexity is 𝑂(𝑁 ). Arithmetic intensity is hence 𝑂(𝑁). 
Consequently, we define: 
Definition 1: Synchronization intensity is the ratio of 
number of data elements transferred during sequential-
to-parallel data synchronization to the number of arith-
metic operations. Alternatively, it is the ratio of the time it 
takes to complete the sequential-to-parallel data synchro-
nization in a serial manner, to the sequential execution 
time of a program, as defined in (1).   
Note that synchronization intensity is inversely pro-
portional to the arithmetic intensity.  
2.1.2 Inter-core Data Communication 
Inter-core data communication is indicated by horizon-
tal arrows in the parallel sessions of Figure 3. In order to 
quantitatively address the effect of inter-core communica-
tion, we define: 
Definition 2:  Connectivity intensity is the ratio of num-
ber of data elements transferred during inter-core com-
munication to the number of arithmetic operations. Al-
ternatively, it is the ratio of the time it takes to complete 
the inter-core communication in a serial manner, to the 
sequential execution time of a program as defined in (1).  
The effect of inter-core communication on multicore 
performance can be demonstrated using the same exam-
ples as above: 
 Black and Scholes option pricing requires no interac-
tion between separate option calculations, therefore 
with serial computing time of 𝑂(𝑁), its connectivity 
intensity is zero (Black and Scholes option pricing is 
an example of an ‘embarrassingly parallel’ task). 
 For 𝑁 point FFT, serial computing time is 𝑂(𝑁 log𝑁). 
For 𝑁 core parallel implementation, computing time 
is reduced to O(log𝑁) steps. But after each computing 
step, 𝑁 intermediate results need to be exchanged 
among the cores. Therefore the connectivity intensity 
is (𝑁 ∙ 𝑂(𝑙𝑜𝑔 𝑁)) ⁄ (𝑂(𝑁 log 𝑁)) = 1 
 For 𝑁 × 𝑁 matrix multiplication, computational com-
plexity and serial execution time are 𝑂(𝑁 ). One pos-
sible implementation uses 𝑛 = 𝑁 × 𝑁 cores, yielding 
parallel execution time of 𝑂(𝑁), with 𝑂(𝑁 ) data ele-
ments being shifted every step  [19]. Therefore con-
nectivity intensity is (𝑁 ∙ 𝑂(𝑁))/(𝑂(𝑁 )) = 1. An al-
ternative implementation eliminates the need for in-
ter-core communication by storing the relevant row 
  
and column of two multiplicand matrices in each 
processing core. For such implementation, the con-
nectivity intensity is zero.  
 As the above examples show, the inter-core con-
nectivity time and connectivity intensity strongly depend 
on the specifics of each workload as well as actual im-
plementation of the architecture, for example the number 
of cores. 
Synchronization and connectivity intensities can be 
best presented on a two-dimensional chart (Figure 5). The 
upper left corner marks the lowest connectivity and syn-
chronization intensities. The algorithms located in this 
corner are best suited for parallel implementation. The 
lowest connectivity intensity is 0, which is typical for 
“embarrassingly parallel” tasks where there are no inter-
core data dependencies. The lowest synchronization in-
tensity we consider in our analysis is 1 𝑁⁄  which is char-
acteristic of dense linear algebra algorithms such as dense 
matrix multiplication. The lower right corner marks the 
highest connectivity and synchronization intensities. The 
algorithms located in that corner are least suited for paral-
lel implementation, even if they allow high paralleliza-
tion, since the synchronization and communication over-
heads significantly dampen the parallel speedup as we 
show in Sections  2.3 and  2.4 below. The highest connec-
tivity intensity we consider in our analysis is 1 (meaning 
that the sequential computation and sequential inter-core 
communication times are of the same asymptotic order). 
This figure is typical for FFT. The highest synchronization 
intensity we consider in our analysis is 1 (meaning that 
the sequential computation and sequential–to-parallel 
synchronization times are of the same asymptotic order). 
This figure is typical for Black-Scholes option pricing. The 
relative positions of these three examples on the two-
dimensional synchronization / communication intensity 
diagram are presented in Figure 5. 
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Figure 5: Synchronization and Connectivity Intensity 
 
2.2 Comparative performance analysis 
In this section, we compare some of the existing multi-
core performance models using Hill and Marty’s model 
[2] as a reference framework. 
2.2.1 Amdahl’s law in multicore era 
Hill and Marty  [2] envision a symmetric or asymmetric 
multicore comprising base core equivalent (BCE) cores 
and cores that are 𝑟 times larger. The symmetric multicore 
consists of 𝑛/𝑟 𝑟-sized cores and the asymmetric multi-
core comprises one 𝑟-sized core and 𝑛 − 𝑟 1BCE cores. 
The speedup of the multicore relative to the BCE perfor-
mance (which is assumed unity) can be expressed as fol-
lows: 
 
         =
𝑇   (   )
𝑇  
=
𝑇 (𝑟)
𝑇  
∙
𝑇   (   )
𝑇 (𝑟)
=
𝑇 (𝑟)
𝑇  
∙   𝑟𝑓   (𝑟) 
 
(2) 
where 𝑇   (   ) is the sequential execution time of the 
program on 1BCE  core, 𝑇 (𝑟) is the sequential execution 
time of the program on 𝑟-sized core as defined in (1), 𝑇   is 
the parallel execution time of the program on a multicore 
and   𝑟𝑓   (𝑟) is the performance of a sequential 𝑟-sized 
core.  
This speedup function can also be generalized as fol-
lows (assuming the 𝑟-sized sequential core is used during 
parallel execution as well):  
 
         =
=
1
1 − 𝑓
  𝑟𝑓   (𝑟)
+
𝑓
  𝑟𝑓   (𝑟) +   𝑟𝑓   (𝑛 𝑟)
 
(3) 
 
where   𝑟𝑓   (𝑛 𝑟) is as follows: 
 
  𝑟𝑓   (𝑛 𝑟) =
= {
𝑛 − 𝑟
𝑟
√𝑟 𝑓𝑜𝑟       𝑟    𝑙   𝑜𝑟 
𝑛 − 𝑟  𝑓𝑜𝑟        𝑟     𝑙   𝑜𝑟 
 
(4) 
  
2.2.2 Linking multiprocessor performance to CPU 
and cache area 
Cassidy et al.  [5]  [6] [7] created a comprehensive analyt-
ical model that connects the performance of symmetric 
multicore to the number of cores, to CPU and 𝐿  cache 
area and to power. Cassidy et al. model accounts for 𝐿  
cache misses and external shared memory access, and 
incorporates the area cost of 𝐿  cache and fixed area func-
tions into overall performance cost function. This model 
though addresses neither the interference between cores 
nor cache coherence  [7]. We can present Cassidy et al. 
speedup (based on (55) in  [7]) as follows:  
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=
1
  
 
(5) 
 
And ((42) in  [7]): 
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𝑓
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(6) 
 
where    is the processor area,      is the 𝐿  cache area,    
is the fraction of instructions that require no memory ac-
cess beyond 𝐿  cache,   and   are constant parameters,    
and    are the access times of 𝐿  cache and external 
memory, respectively, as defined in Cassidy et 
al.  [6]  [7] [6] .    and    are also constants in  [6]  [7] [6] . In 
order to adapt (5) to our framework, we express the area 
variables using 𝑛 and 𝑟 as follows: 
 
  = 𝑓 ∙ 𝑟  
   = 𝑓 ∙ 𝑟  
𝑛 =
𝑛
𝑟
 
(7) 
  
where 𝑛  is the number of cores,  𝑓  is the fraction of the 
core occupied by processor, 𝑓 = 1 − 𝑓  is the fraction of 
the core occupied by 𝐿  cache. It should be noted that 
Cassidy et al. created an optimization framework where 
  ,     and 𝑛  are optimized so as to minimize the cost 
function    under the total area constraint. We assume 
constant 𝑓  and 𝑓  which potentially leads to a suboptimal 
solution (in terms of     minimization). This assumption is 
acceptable for the purpose of our comparative analysis. 
2.2.3 Modeling critical sections 
Eyerman and Eeckhout  [7] concluded that parallel per-
formance is not only limited by sequential code (as sug-
gested by Amdahl’s law) but is also fundamentally lim-
ited by synchronization through critical sections. They 
modeled two cases of critical section execution: execution 
time determined by average thread and execution time 
determined by slowest thread, as follows (for symmetric 
multicore): 
 
𝑇   = 𝑓      ∙     ∙    
+
𝑓      ∙ (1 −     ∙    ) + 𝑓      
𝑛 
 
and  
𝑇   = 𝑓      ∙     
+
𝑓      ∙ (1 −     ) + 𝑓      
 𝑛 
 
(8) 
where 𝑛 = 𝑛/𝑟; the second summand is assumed to be 
accelerated by parallel execution and the first summand is 
performed sequentially. 
To adapt Eyerman and Eeckhout’s model to our 
framework, we rewrite the accelerated 𝑇        and 
𝑇        as follows: 
 
𝑇       =
𝑓      ∙     ∙    
√𝑟
+
𝑟 ∙ (𝑓      ∙ (1 −     ∙    ) + 𝑓      )
𝑛√𝑟
 
and  
 
𝑇       
=
𝑓      ∙     
√𝑟
+
𝑟 ∙ (𝑓      ∙ (1 −     ) + 𝑓      )
 𝑛√𝑟
 
 (9) 
 
where 𝑟 is the core size, 𝑛/𝑟 = 𝑛  is the number of cores 
and √𝑟 is the core performance. The speedup for symmet-
ric multicore (relative to a single BCE core as in  [2]) can 
then be written as follows: 
 
          =
1
𝑓   
√𝑟
+     (𝑇        𝑇       )
 
(10) 
 
The speedup for asymmetric multicore (relative to a 
single BCE core as in  [2]) can be written as follows: 
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     (                  )
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where  
𝑇        =
𝑓      ∙     ∙    
√𝑟
+
𝑓      ∙ (1 −     ∙    ) + 𝑓      
√𝑟 + 𝑛 − 𝑟
 
and 
𝑇        =
𝑓      ∙     
√𝑟
+
𝑓      ∙ (1 −     ) + 𝑓      
 (√𝑟 + 𝑛 − 𝑟)
 
 
where √𝑟 is the performance of the sequential core and 
𝑓    𝑓       𝑓                are sequential portion of the 
program, parallelizable portion of the program containing 
critical sections, parallelizable portion of the program that 
requires no synchronization, contention probability and 
critical section probability respectively as defined in  [7].  
Eyerman and Eeckhout work is preceded by research 
of M. Suleman et al  [21], who discussed the “serializa-
tion” effect of critical sections of parallel threads and  its 
impact on parallel speedup.  
2.2.4 Universal Scalability Model 
Gunther et al.  [10] universal scalability model accounts 
for waiting for access to shared resources, retrograde scal-
ing (latency due to exchange of data between caches) and 
resource limitations. According to Gunther et al. model, 
parallel speedup is as follows: 
 
          (𝑛) =
𝑛
1 +  (𝑛 − 1) +  𝑛(𝑛 − 1)
 (12) 
 
Where 𝑛 is the number of parallel cores as well as the 
scaled size of the workload, and   and   are scalability 
parameters. To adapt Gunther et al. model to our frame-
  
work, we need to substitute (12) into (3), and thus we re-
ceive the symmetrical multicore speedup by Gunther et 
al.: 
 
          =
1
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√𝑟
+
𝑓
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𝑛
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2.3 Symmetric multicore performance model 
Taking into account the factors reviewed above, we 
can write the multicore execution time as follows: 
 
𝑇  (𝑛 ) = (1 − 𝑓)𝑇 +
𝑓𝑇 
𝑛 
+
𝑇 
𝑛 
+ 𝑇  (14) 
 
where 
𝑛  is the number of cores; 
𝑓 is the parallelizable fraction of the program as de-
fined in (1); 
𝑇  is the sequential execution time of the program  as 
defined in (1); 
𝑇  is the time it takes to complete inter-core communi-
cation in a sequential manner, and is a function of the 
number of cores as suggested above. Since a multicore 
processor normally features a parallel inter-core commu-
nication network, such as 2D mesh, we can assume that 
the inter-core communication time scales in a manner 
similar to the execution time. 
𝑇  is time to complete the sequential-to-parallel data 
synchronization in a sequential manner. It depends on the 
data size 𝑁; since sequential-to-parallel synchronization 
involves access to a shared resource, 𝑇  might also de-
pend on the number of cores  [4] [11]. This is especially the 
case when the task size is scaled down to the multicore 
size, i.e. when 𝑁 = 𝑛 . For this reason, we can assume that 
the sequential-to-parallel data synchronization time does 
not scale the same way as do the execution and the inter-
core communication times.  
The speedup function of the symmetric multicore 
(relative to one single BCE core as defined in  [2]) can be 
written as  
 
          =
  𝑟𝑓   (𝑟) ∙ 𝑇 
𝑇  
=
  𝑟𝑓   (𝑟)
(1 − 𝑓) +
𝑓
𝑛 
+
𝑇 
𝑛 𝑇 
+
𝑇 
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(15) 
where the number of cores 𝑛 = 𝑛/𝑟. 
Substituting   𝑟𝑓   (𝑟) = √𝑟, the connectivity intensity 
𝑓 = 𝑇 ⁄ 𝑇   and the synchronization intensity 𝑓 = 𝑇 ⁄
𝑇 , we can rewrite the symmetric multicore speedup as 
follows: 
 
          =
√𝑟
(1 − 𝑓) +
𝑓
𝑛 
+
𝑓 
𝑛 
+ 𝑓 
 
(16) 
 
 
 
Substituting 𝑓 = 𝑓 = 0 in (16) yields Hill and Marty 
symmetric multicore model  [2] or Cassidy’s simplified 
model as per (56) in  [7].  
Figure 6 shows the speedup of the symmetric multi-
core using our model, Hill and Marty’s model  [2], Cassi-
dy et al.  [7] model, Eyerman and Eeckhout (EE) model  [7] 
and Gunther et al. model  [10]. 
For modeling purposes we assume the total BCE count 
𝑛 =  56 and 𝑓 = 0.5 0.95 0.99 and 0.999. We also assume 
the following parameters, in order to produce comparable 
speedup values of the different models shown in Figure 6: 
For Cassidy et al. model, 𝑓 = 0.66 and 𝑓 = 0.34 while 
the rest of the parameters are as defined in  [6]. 
For Gunther et al. model, α=β=0.001. 
For Eyerman and Eeckhout model, 𝑓   = 𝑓 
𝑓      = 0.9 ∙ (1 − 𝑓   )  𝑓      = 0.1 ∙ (1 − 𝑓   )     =
0.1    = 0.1. 
For our model, we assume 𝑓 = O(𝑛
 . ) = 0.001 ∙ 𝑛 .  
and 𝑓 = 0.01.  We address the relation of multicore per-
formance to 𝑓  and 𝑓  in greater details in Sect.  4. 
 
 
 
Figure 6. The speedup of the symmetric multicore vs. core size 𝑟 
 
When parallelism is low (f=0.5), all models behave 
similarly (except for Cassidy et al, because a fraction of 
BCE resource is explicitly assumed to be allocated to 
cache, thus making the effective core count, and therefore 
the speedup, lower). The higher the parallelism, the more 
apparent is the difference between the models. According 
to Hill and Marty and Cassidy et al. models, optimal 
speedup is achieved when the core size is small (eventu-
ally reaching r=1BCE for 𝑓 = 0.999) and the number of 
cores is large (eventually reaching 𝑛 = 𝑛 for 𝑓 = 0.999). 
Eyerman and Eeckhout, Gunther et al. and our model 
reach a different conclusion. The optimal core size, alt-
hough not necessarily identical for these three models, is 
higher, and the number of cores is smaller, than suggest-
ed by Hill & Marty and Cassidy et al. models. The opti-
mal speedup, although different for each of these three 
models, is consistently lower than the one suggested by 
Hill & Marty and Cassidy et al. models. 
As can be seen in Figure 6, the optimal symmetrical 
  
multicore speedup is affected by 𝑓 as well as by synchro-
nization and communication overhead. We discuss this 
effect in Section  4.1 below.   
 
2.4 Asymmetric multicore performance model 
 
The speedup function of the asymmetric multicore 
(relative to using one single BCE core as defined in  [2]) 
can be presented by modifying (15) as follows: 
 
           =
  𝑟𝑓   (𝑟)
(1 − 𝑓) +
𝑓
 +
𝑇 
𝑛 𝑇 
+
𝑇 
𝑇 
 
(17) 
  
where   is the parallel multicore speedup factor, as fol-
lows:  
 
 =
  𝑟𝑓   
  𝑟𝑓   
=
√𝑟 + 𝑛 − 𝑟
√𝑟
 
(18) 
 
Substituting (18) in (17), we can rewrite the asymmet-
ric multicore speedup as follows: 
 
           =
=
√𝑟
(1 − 𝑓) +
𝑓√𝑟
√𝑟 + 𝑛 − 𝑟
+
𝑓 
𝑛 − 𝑟 + 1 + 𝑓 
 
(19) 
 
where 𝑛 = 𝑛 − 𝑟 + 1 is the number of cores in asym-
metric multicore. Substituting 𝑓 = 𝑓 = 0  in (19) yields 
Hill and Marty asymmetric multicore model  [2].  
 Figure 7 shows the speedup of the asymmetric multi-
core using our model (red), the Hill and Marty model 
(blue), and the Eyerman and Eeckhout model  [7] (black). 
Cassidy et al. and Gunther et al. models are not included 
as they do not address asymmetric architectures. For 
modeling purposes we use the same assumptions as in 
the case of the symmetric multicore (Figure 6).  
Similarly to the symmetric multicore, when parallelism 
is low (f=0.5), all models behave similarly. The difference 
among the models becomes more apparent as f grows. 
The optimal speedup is consistently lower under our 
model than according to Hill and Marty or Eyerman and 
Eeckhout models. The optimal size of the sequential core 
𝑟 is consistently larger in our model than under Hill and 
Marty or Eyerman and Eeckhout models, and conse-
quently the optimal number of cores according to our 
model is smaller. 
Similarly to the symmetric multicore, we discuss the 
effects of the parallelism as well as the synchronization 
and communication overhead on the optimal asymmet-
rical speedup in Section  4.1 below. 
 
 
Figure 7. Speedup of the asymmetric multicore vs. sequential core size 𝑟 
 
3 SPEEDUP SIMULATION 
We simulate a symmetric multicore with a variable 
core size 𝑟. We simulate three highly parallelizable work-
loads with 𝑓 → 1. The goal of the simulation is to validate 
our analytic model. 
3.1 Simulator 
A multicore architectural simulator has been con-
structed for this study. It models a symmetric multicore 
with a parameterized number of cores, each equipped 
with a private memory, and a last-level shared memory. 
After the sequential portion of a workload is executed, the 
relevant data is uploaded from the private memory to the 
last-level shared memory. Before the execution of the par-
allelizable portion begins, the relevant input data are 
downloaded from the last level shared memory to the 
private memories of the individual cores. After the paral-
lelizable portion is completed, the output data are up-
loaded from the private memories of the individual cores 
to the last level shared memory.  Inter-core communica-
tions are performed through a simple switch with a num-
ber of predefined permutations, including butterfly (for 
FFT) and 2D mesh. We use a barrier synchronization 
model to allow for a parallel (easily scalable) inter-core 
data communication. Instructions, including memory 
access, take a predefined number of cycles to execute.  
This approach allows capturing dynamic and transient 
time-dependent effects of the fine-grained data synchro-
nization and inter-core communication. The simulator 
further exposes dynamic variability within each work-
load, which is not captured by our analytical model. 
3.2 Workload 
The workloads selected for performance analysis are 
the same ones discussed above in Sect. 2.1: 
 256-option pairs Black-Sholes pricing (single preci-
sion floating point) 
 256-point Fast Fourier Transform (FFT, Radix 2, 
single precision floating point) 
  
 Dense Matrix Multiplication of two 16×16 matrices 
(single precision floating point) 
These workloads are significant because they exhibit 
three distinct types of synchronization and connectivity 
intensities (Figure 5). For dense matrix multiplication and 
FFT, we used optimized implementations outlined in  [19]. 
For Black-Scholes, we used a direct implementation of the 
formulation in  [31]. Note that in all three cases, sequential-
to-parallel synchronization has been used mainly for up-
loading the data to and downloading the results from the 
multicore memory, and there are no serial code segments 
(𝑓 → 1). 
3.3 Results 
The purpose of the simulation is to validate the analyt-
ic results obtained in Sect.  2. We focus on speedup vs. 
core size 𝑟. The simulation parameters are summarized in 
Table 1; serial execution times in the table are used to 
compute the speedup as per (16). 
Simulation results are presented in Figure 8. In addi-
tion to actual speedup (red, blue and green curves), we 
plotted the theoretical speedup in black (as per our ana-
lytical model (16)). While we assumed 𝑓 = 0.01 in the 
theoretical model, 𝑓  values found by simulation are giv-
en in Table 2, and 𝑓 (𝑟) simulated values are presented in 
Figure 9. 
 
TABLE 1 
SIMULATION PARAMETERS 
Parameter Value 
Task Size 𝑁 256 
Multicore Size, BCE 𝑁 
𝑁 FFT serial execution time  5𝑁 log 𝑁 
√𝑁 × √𝑁 DMM serial execution time  𝑁 .  
𝑁 Black-Scholes serial execution time 560 ∙ 𝑁 
Number of cores 𝑛 1 through 𝑁 
Core size 𝑟 𝑁 through 1 
Arithmetic operation (IEEE Single 
Point Floating Point Multiplica-
tion/Addition) 
1 cycle 
Interconnect distance 1 
 
Differences in simulation behavior are the result of 
workload properties. Black-Sholes option pricing is an 
‘embarrassingly parallel’ workload with connectivity in-
tensity 𝑓 = 0   as there are no inter-core communications. 
The simulated synchronization intensity (0.014) is some-
what higher than assumed (0.01), and consequently the 
simulated speedup is somewhat lower than the predicted 
speedup. 
 
TABLE 2 
SIMULATED SYNCHRONIZATION INTENSITY VALUES 
Workload Synchronization Intensity 
Black-Sholes option pricing 0.014 
Fast Fourier Transform 0.05 
Dense Matrix Multiplication 0.094 
 
Both simulated synchronization and connectivity in-
tensities of FFT  are higher than the assumed value (Table 
2 and Figure 9). As a result, the maximum simulated 
speedup is more than three times lower than the predict-
ed speedup. 
Dense matrix multiplication achieves the lowest 
speedup. This is because both simulated synchronization 
and connectivity intensities of dense matrix multiplica-
tion are significantly higher than assumed in the theoreti-
cal model (Table 2 and Figure 9). 
4 DISCUSSION 
4.1 Speedup limitation, results and implications 
Amdahl’s law states that the speedup on 𝑛  processors 
is governed by the following: 
 
       (𝑓 𝑛 ) =
1
1 − 𝑓 +
𝑓
𝑛 
 
(20) 
 
In this work we find that sequential-to-parallel data 
synchronization and inter-core communication affect 
Amdahl’s law in the following way (cf. Sect.  2.3): 
  
       (𝑓 𝑛 ) =
1
1 − 𝑓 +
𝑓
𝑛 
+
𝑓 (𝑛 )
𝑛 
+ 𝑓 (𝑛 )
 
(21) 
 
It is apparent that for lower 𝑓 (parallelizable fraction of 
the program) our model behaves similarly to Hill and 
Marty model, which means that at low levels of f ignoring 
the effects of sequential-to-parallel data synchronization 
and inter-core communication is acceptable. But as 𝑓 ap-
proaches 1, these effects become more predominant, con-
siderably changing the overall picture. Specifically, both 
Hill and Marty and Cassidy models reach a different con-
clusion as to the optimal configuration. 
 
 
Figure 8. Simulation results: Speedup vs. core size  
 
  
 
Figure 9. Simulation results: Connectivity intensity vs. core size  
 
 
For symmetrical multicore, the best configuration 
yielded by Hill and Marty and Cassidy models is the 
maximum number of smallest cores, while in our model 
the optimal speedup is achieved with a smaller number of 
larger cores. For asymmetrical multicore, the optimal size 
of the large core is also larger (and therefore the number 
of small cores is lower) than the one yielded by Hill and 
Marty model. Consequently, the following results may be 
formulated: 
Result 1: The impact of sequential-to-parallel synchro-
nization and inter-core communication on multicore per-
formance grows with parallelism. 
Result 2: Even for highly parallelizable programs, a 
smaller number of larger cores seems to outperform a 
larger number of smaller ones, contrary to Hill and Marty 
model and contrary to the implication of Amdahl’s law. 
This is similar to the result reached by Eyerman and 
Eeckhout  [7], but for a different reason. In Eyerman and 
Eeckhout case, execution of critical sections requires faster 
and therefore larger cores. In our research, the reason for 
performance penalty is sequential-to-parallel and inter-
core communications, which cannot be sped up simply by 
adding raw processing power. The model shows that a 
smaller number of larger cores achieved better perfor-
mance, possibly thanks to less contention in the commu-
nication network, less contenders for shared resources, 
shorter distances (fewer number of hops) etc.  
Assume that the synchronization intensity 𝑓 =
𝑂(𝑁 ) = 𝑂(𝑛 
 ) = 𝑓 ′ ∙ 𝑛 
 , where 𝑓 ′ is an application-
specific constant (following  [10], we assume for mathe-
matical simplicity  that workload is scaled to the multi-
core size, i.e. 𝑁 = 𝑛 ). For example, for Black-Scholes op-
tion pricing, 𝑞 = 0; for dense matrix multiplication, 
𝑞 = −1. If  𝑞 < 0, the limit of both symmetric multicore 
speedup (16) and asymmetric multicore speedup (19), as 
𝑛  grows, is:  
 
l  
 → 
       =
1
1 − 𝑓
 
(22) 
 
That is, accounting for data synchronization between 
the sequential and the parallel portions of a program does 
not change the main premise of Amdahl’s law (20). This is 
the case for FFT and dense matrix multiplication consid-
ered above. If however 𝑞 = 0 (as in Black and Scholes 
option pricing), then  
 
l  
 → 
       =
1
1 − 𝑓 + 𝑓 ′
 
(23) 
  
If 𝑞 > 0, the speedup can diminish considerably by the 
sequential-to-parallel data synchronization delay as 𝑛  
becomes very large. This problem is well known to hard-
ware accelerator designers  [20]. Similarly, given the con-
nectivity intensity 𝑓 = 𝑂(𝑛 
 ) where  > 1, the speedup 
can be considerably diminished by the inter-core data 
communication delay as 𝑛 becomes very large.   
In general, given the synchronization intensity 
𝑓 = 𝑂(𝑛 
 ) and connectivity intensity 𝑓 = O(𝑛 
 ) = 𝑓 ′ ∙
𝑛 
 , where 𝑓 
  is an application-specific constant, the 
speedup is limited as follows:   
 
l  
 → 
       =
{
 
 
 
 
1
1 − 𝑓
                < 1 𝑞 < 0
1
1 − 𝑓 + 𝑓 ′ + 𝑓 ′
    = 1 𝑞 = 0 
0                    > 1 𝑞 > 0
 
(24) 
   
This is similar to the result reached by Eyerman and 
Eeckhout  [7] who augmented Amdahl’s law by postulat-
ing that in addition to the sequential part, multicore 
speedup is limited also by the synchronization of parallel 
threads.  
Figure 10 and Figure 11 show the maximum achieva-
ble multicore speedup vs. 𝑓 = 𝑂(𝑛 
 ) (𝑞 is shown on the 
top axis) for symmetric and asymmetric multicore respec-
tively. Since in our framework the only free variable is the 
core size 𝑟 (see (3), (4), (16) and (19)), we need to find the 
optimal core size 𝑟 that leads to the maximum speedup. 
For symmetric multicore, the optimal core size for Hill 
and Marty model is found as follows  [3]: 
 
 
 𝑟
          =
 
 𝑟
[
√𝑟
(1 − 𝑓) +
𝑓 ∙ 𝑟
𝑛
] = 0 
→ 𝑟   =
𝑛(1 − 𝑓)
𝑓
 
 
(25) 
For asymmetric multicore, the analytic solution does 
not exist  [3], therefore we find the optimal core size and 
the maximum achievable speedup numerically. For our 
model, the optimal core size 𝑟 and the maximum achiev-
able speedup for both symmetric and asymmetric multi-
cores are found numerically. 
For modeling purposes we assume total BCE count 
𝑛 =  56, 𝑓 = 0 and 𝑓 = 0.5 0.95 0.99 and 0.999. Horizon-
tal lines correspond to the maximum speedup achieved 
by Hill and Marty model. 
The other curves, following our model, demonstrate 
  
that achievable maximum speedup may be lower, de-
pending on f2, as predicted by (24): for 𝑞 < 0, the speedup 
grows to eventually reach the upper bound set by Hill 
and Marty model; for 𝑞 > 0, the speedup diminishes. 
 
 
Figure 10. Maximum symmetric speedup vs. 𝑓  
 
 
Figure 11. Maximum asymmetric speedup vs. 𝑓  
 
Result 3: For tasks of high synchronization intensity 
(low arithmetic intensity), parallel execution may result in 
significantly lower speedup than predicted by Amdahl’s 
law or Hill and Marty model.  
Hill and Marty ( [2], Implication 1) concluded: “Re-
searchers should target increasing 𝑓 through architectural 
support, compiler techniques, programming model im-
provements, and so on”. As our model reveals, the higher 
the parallelization becomes, the stronger the damping 
effects of sequential to parallel synchronization and inter-
core communication on multicore performance. There-
fore, we propose to amend Hill and Marty Implication 1 
as follows:  
Implication 1: Researchers should target increasing 𝑓 
if f is low. Beyond a certain point, targeting parallelism 
alone becomes less efficient. We find that this point lies 
around 𝑓 = 0.95 for the symmetric multicores and 
𝑓 = 0.99 for the asymmetric multicore since around this 
point, the speedup predicted by our model begins to con-
siderably deteriorate relative to the upper-bound speedup 
predicted by the Hill and Marty model for a practical 
range of 𝑓  values (0.01 ÷ 0.1) (see Figure 10 and Figure 
11). Researchers should increasingly target reducing data 
dependencies among parallel program segments and de-
creasing synchronization intensity (increasing arithmetic 
intensity) of the parallel fractions along with improving 
parallelism. 
A question arises if the effects of sequential-to-parallel 
data synchronization and inter-core communication can 
be overcome by proper architectural and software design. 
If a multicore architecture had no private memory (that is, 
the sequential core and the parallel multicore shared a 
common memory), then there would be no need in syn-
chronization and/or inter-core communication – any data 
item could be reached by each core using simple shared 
memory access. Therefore such shared-memory architec-
ture would be unaffected by those limiting factors. Obvi-
ously this may come at the penalty of a longer latency per 
each memory access. That latency can be further mitigat-
ed by introducing multithreading. This would require 
many threads per core, e.g. as discussed in  [24].  
The notion that sequential-to-parallel synchronization 
does not scale is not unequivocal. Consider the following 
example: sequential-to-parallel synchronization is done 
not directly between the individual memories of sequen-
tial and parallel cores, but through a higher level shared 
memory as noted in Sect.  2.1.1. Suppose such shared 
memory is implemented as a number of individual mod-
ules, connected to the memories of sequential and parallel 
cores through an interconnection network. Further as-
suming that there are no data dependencies among the 
modules of the shared memory (e.g. as in Black-Scholes 
but neither in FFT nor in dense matrix multiplication), 
sequential-to-parallel synchronization may scale by the 
number of modules of the shared memory. This however 
does not change the conclusions and implications of this 
work. 
4.2 Synchronization and connectivity intensity-
aware scheduler 
Figure 12 shows the optimal symmetric core size r 
achieved by our model vs. the parallelizable fraction of a 
program 𝑓 for 𝑓 = 𝑂(𝑛 
 . ) 𝑓 = 𝑂(𝑛 
 .  ) and 𝑓 = 𝑂(𝑛 ). 
The optimal symmetric core size according to Hill and 
Marty model is shown as well. Figure 13 shows the opti-
mal symmetric core size 𝑟 achieved by our model vs. the 
parallelizable fraction of a program 𝑓 for 𝑓 = 𝑂(𝑛 
 . ) 
𝑓 = 𝑂(𝑛 
 .  ) and 𝑓 = 𝑂(𝑛 ). The optimal symmetric 
core size according to Hill and Marty model is shown as 
well.  
Similarly to Sect.  4.1, the optimal core size 𝑟 is found 
analytically for Hill and Marty model of symmetric mul-
ticore, as in (25). For Hill and Marty model of asymmetric 
multicore as well as for our models, the optimal core size 
𝑟 is determined numerically. 
The results are consistent with the ensuing analysis: as 
  
𝑓 approaches 1, the optimal core size approaches zero 
(and the number of cores approaches infinity) in Hill and 
Marty model (consistent with Amdahl’s law), while in 
our model, the optimal core size converges to a positive 
value, depending on 𝑓  (Figure 12) or 𝑓 (Figure 13). 
As discussed above, both 𝑓  and 𝑓  are application de-
pendent. Therefore it would be beneficial to develop a 
scheduler that is 𝑓 -aware, so that for applications with 
high connectivity intensity, the workload should be as-
signed to fewer cores, even if the parallelization fraction 𝑓 
is very close to 1. For applications with lower connectivity 
intensity, the workload should be assigned in accordance 
with 𝑓 (the higher the 𝑓, the more cores that should be 
assigned work), as implied by Amdahl’s law.   
Similarly, it would be advantageous to develop a 𝑓 -
aware scheduler, as for high synchronization intensity 
(low arithmetic intensity) applications, it could be more 
efficient to keep the parallelizable portion of the program 
assigned to the sequential core, to spare the sequential-to-
parallel synchronization delay, even for applications with 
𝑓 very close to 1. Dense matrix multiplication is an exam-
ple of such an application. Alternatively, for low syn-
chronization intensity (high arithmetic intensity) applica-
tions, the parallelizable portion of a program should be 
assigned to the parallel cores in accordance with 𝑓, as 
implied by Amdahl’s law.  
 
 
Figure 12. Optimal symmetric core size vs. 𝑓 for various values of 𝑓  
5 SUMMARY 
We have presented a model of parallel symmetric and 
asymmetric multicore performance taking into account 
the effects of sequential-to-parallel data synchronization 
and inter-core data communication. We performed a 
comparative analysis of our multicore performance mod-
el relative to a number of existing analytic multicore per-
formance speedup models. We have demonstrated that 
even for highly parallelizable algorithms, the scalability is 
limited by delays introduced by sequential-to-parallel 
data synchronization and inter-core data communication. 
The maximum performance speedup achieved by multi-
core can be significantly lower than predicted by 
Amdahl’s law, due to properties of each algorithm (syn-
chronization and connectivity intensities). Consequently a 
highly parallelizable yet highly synchronization- and 
connectivity-intensive algorithm might be more efficient-
ly implemented by a sequential (or single) core rather 
than by a parallel multicore. To improve the scalability 
and performance speedup of a multicore, it is as im-
portant to address the synchronization and connectivity 
intensities of parallel algorithms as their parallelization 
factor.  
 
 
Figure 13. Optimal symmetric core size vs. 𝑓 for various values of 𝑓  
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